Effects of radiation on charge-coupled devices by Cope, A. D. et al.
EFFECTS O F  RADIATION O N  CHARGE-COUPLED DEVICES* 
James E. Carnes, A. Danforth Cope, 
Leonard R. Rockett, and Kenneth M. Schlesier 
RCA Laboratories 
Princeton, New Jersey 
The effects of 1 -MeV electron irradiation 
upon the performance of two -phase, polysilicon- 
aluminum gate CCDs will be reported. 
and p-surface channel and n-buried-channel 
devices were investigated using 64- and 128-stage 
line arrays.  Characteristics measured a s  a func- 
tion ,of radiation dose include: transfer inefficiency, 
threshold voltage, field effect mobility, interface 
state density, full-well signal level and dark current. 
Surface-channel devices were found to degrade con- 
siderably at less  than IO5 rads (Si) due to the large 
increase in the fast interface state density caused 
by radiation. Buried-channel devices maintained 
efficient operation to the highest dose levels used 
[ 5  X IO5 rads (Si)]. 
Both n- 
I. INTRODUCTION 
Since CCDs consist of arrays of MOS capacitors, it is expected that many 
of the permanent radiation effects seen in MOS devices and circuits will also 
occur in CCDs; namely, oxide charge (Qo,) buildup and increase in fast inter- 
face state density (Nss). However, the effects of these interface changes upon 
CCD performance a re  expected to differ considerably from their effect upon 
MOSFET performance. This is basically because a MOSFET operates in 
+This work was supported by the Air Force Cambridge Research Laboratory 
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thermal equilibrium with an infinite supply of charge from the source, while a 
CCD operates in nonthermal equilibrium with a fixed amount of charge as a sig- 
nal. Surface-channel CCDs (SCCCDs) a r e  very sensitive to fast interface state 
levels but relatively insensitive to threshold voltage changes. 
and buried-channel CCDs (BCCCDs) are sensitive to dark current levels, 
situation is just reversed for MOSFETs. 
Both SCCCDs 
The 
This paper reports the results of a study of the effects of radiation (1-MeV 
electrons) on CCDs, both surface- and buried-channel, to establish both the 
nature of the radiation effects and a baseline for the radiation tolerance of 
present-day (unhardened) CCD technology, 
phase linear CCD registers with 64 and 128 stages, with polysilicon-aluminum 
gate construction (Ref. 1): Figure 1 shows a cross-sectional view of a surface- 
channel device along with a photomicrograph of a 128-stage register. 
The test vehicles used were two- 
IC. SURFACE CHANNEL RESULTS 
Figure 2 shows a plot of the threshold voltage of the. polysilicon and alumi- 
num gates vs. radiation dose for an n-channel SCCCD. 
11 threshold voltage indicates a buildup of positive oxide charge of 1. 9 X 10 
charges/cm2 for the polysilicon gates and 2. '7 X 10l1 charges/cm2 for the 
aluminum gates after a dose of 10 
sitated changes in  dc operating points of the various control gates and phase 
electrodes to maintain full signal levels and proper fat zero levels. 
since all gates are accessible, it is possible to do this. 
The negative shift in 
5 rads (Si), This oxide charge buildup neces- 
However, 
More serious, however, is the buildup of fast interface state density. 
Nss was measured by varying the number of zeros between strings of ones 
zero (Ref. 2 ) .  
the number of zeros between ones. This type of plot is shown in  Figure 3; each 
curve corresponds to a different dose. Figure 4 is a plot of Nss determined in 
11 this manner vs. dose and indicates the sharp increase in  Nss from 10'' to 10 
(cm -eV)" which occurs between 10 and 10 rads (Si). This increase in N s s  
results in  a n  increased transfer inefficiency (E) ,  as shown i n  Figure 5, for all 
levels of fat zero. 
is Nss is proportional to the slope of e vs. In (nzero), where n 
2 4 5 
Since the lowest inefficiency attainable is limited by edge 
effect trapping (Ref. 3), it is not surprising that the 30% fat zero curve increases 4 
by an  order of magnitude when Nss does the same, 
would be increased when narrower channel devices a r e  used as would be the case 
The seriousness of this effect 
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with imagers  o r  memories.  
radiation-induced buildup of Nss severely restricts the usefulness of surface- 
channel CCDs in radiation environment. It also suggests that buried-channel 
devices should be superior in  this respect  since they are free of interface state 
trapping effects e 
This  increase in  t ransfer  inefficiency due to 
me BURIED-CHANNEL RESULTS 
Similar oxide charge buildup is also observed in  BCCDs, as indicated in 
Figure 6, which is a plot of the channel turn-on voltage vs. dose. 
effect does not affect t ransfer  efficiency, it does affect maximum well size 
(signal)  unless changes are made in  the dc operating points of the phase elec- 
trodes. This is illustrated in Figure 7, which shows the maximum signal vs. 
dose for the initial dc conditions and for conditions adjusted for maximum signal. 
No serious degradation in full-well signal is observed if  adjustment is made. 
While this 
Figure 8 shows t ransfer  inefficiency vs. dose for n-channel BCCDs. 
5 rads  (Si), indicating that no in te r -  
No 
significant increase in c is observed up to 10 
face trapping is occurring. Some increase is observed at 3 X 10 rads, but the 
absolute level remains satisfactory for most  applications. Finally, Figure 9 
shows dark current  vs. dose for several  different devices as measured by con- 
tinuous operation and i n  an integration mode. 
observed up to 3 Y l o5  rads  (Si). 
ment  damage may adversely affect dark current, however. 
IV. SUMMARY AND CONCLUSIONS 
5 
No serious increases  a r e  
Neutron irradiation and the resulting displace- 
Typical MOS radiation effects were observed: oxide charge and fast i n t e r -  
face state density buildup. 
degraded transfer efficiency in surface-channel devices but had little o r  no effect 
on buried-channel devices. 
operating points to maintain signal level. 
nally accessible, it appears  feasible to automatically adjust dc levels .using 
on-chip threshold tracking circuits,  
channel devices, it appears that CCDs can be as radiation hard as adjacent 
MOS circuits and should maintain satisfactory performance at least  to the 
5 X l o 5  rad (Si) level. 
increase dark current  levels and should be experimentally investigated. 
The increased interface state density severely 
Oxide charge buildup required adjustment of dc 
Since all gates of CCDs a r e  exter- 
If this is done in conjunction with buried- 
Displacement damage caused by neutron damage could 
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Figure 2. Gate threshold voltage VS. irradiation (n-channel, 128 stages) 
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Figure 3, Transfer inefficiency vs. log (nsero) (n-channel, 128 stages, 
device A10) 
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Figure 6 ,  Channel tuin-on voltage vs, irradiation (buried channel, 64 stages) 
Figure 7, Maximum charge density VS. irradiation (buried-channel device) 
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Figure 8, Transfer inefficiency VS. irradiation (buried-channel device) 
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Figure 9, Dark current vs. irradiation (buried channel, 64 stages) 
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